VLSI Test Circuit: Fault Models & Examples Explained

Join the discussion
Ask a follow-up here, or get your own question answered by working scientists, mathematicians and engineers — people, not an autocomplete.
Real named experts · corrections over time · the nuance an AI answer skips
3 replies · 4K views
vead
Messages
92
Reaction score
0
VLSI testing is process that is used to determine that chip is good or faulty

VLSI chip is tested by test equipment and some test circuit

can anybody tell me the example of some test circuit

actually I am confused I don't understand that fault model and test circuit are different or same things
 
Engineering news on Phys.org
jedishrfu said:
here's a presentation of VLSI test that may clarify some of your points:

http://www.ece.uc.edu/~wjone/intro.pdf

It shows various type of fault models, and testing methodology like BIST or boundary scan...

I have read that pdf
actually I am confused I don't understand that fault model and test circuit are different or same things
 
From my understanding, you create a test circuit (slide 8) and from that you inject a simple fault like what if the A input is stuck at zero then you apply an input signal and get a resultant output signal from your model.

When you apply the above input signal to the real circuit under test and you get the output signal above then you know it failed with the fault of the A input being stuck and in essence using the output to characterize the circuit's operation and identify its fault.