What Are the Noise Margins and Voltage Levels for CMOS Gates at 20 µA?

  • Thread starter orangeincup
  • Start date
  • Tags
    Cmos Gate
In summary, the homework problem requires determining the minimum acceptable values for VIH and VOH using VCC = 4.5 V and output current of 20 µA, as well as the maximum acceptable values for VOL and VIL under the same test conditions. The noise margins must also be computed, which can be done by searching the full datasheet for IOH and IOL values.
  • #1
orangeincup
123
0

Homework Statement


1)Determine the min acceptable values for VIH and VOH using VCC = 4.5 V and output current of 20 µA.

2)Determine the maximum acceptable values for VOL and VIL under the same test conditions.

3)Compute the noise margins.

Homework Equations


i=v/R

The Attempt at a Solution


I'm not 100% sure how to read the figure, but the min accepted values seem to be VIH min= 3.15V, VIL min=1.35V.

My question is, what am I suppose to use the current for? I don't really see where to implement it.

2) Both seem to be 0V

3) Completing the first two steps first, not sure how to do this yet.
 

Attachments

  • cmos2.png
    cmos2.png
    15.2 KB · Views: 475
Physics news on Phys.org
  • #2
orangeincup said:
accepted values seem to be VIH min= 3.15V, VIL min=1.35V.
Should be VIL max = 1.35V
orangeincup said:
what am I suppose to use the current for?
You cannot see it your attached, but if you seach the full datasheet, you will see that VIL and VIH is guaranteed by a IOH = 20μA and a IOL = 4mA.
orangeincup said:
2) Both seem to be 0V
3) Completing the first two steps first, not sure how to do this yet.
Search the full datasheet.
 
  • Like
Likes NascentOxygen

Similar threads

Back
Top