What is level triggering in digital ccts

  • Thread starter Thread starter aspsrilanka
  • Start date Start date
  • Tags Tags
    Digital
AI Thread Summary
Level triggering and edge triggering are distinct concepts in digital circuits, with level triggering responding to a specific voltage level while edge triggering activates on the rising or falling edge of a signal. Level-triggered devices, like JK flip-flops, can operate effectively with slow signal transitions, unlike edge-triggered devices that require a minimum rate of change. Additionally, some devices allow users to select whether they trigger on the rising or falling edge, as noted in the specifications of certain binary counters. The CD4020 and CD4040 counters, for example, trigger on the falling edge of the clock pulse but can reset on a rising signal. Understanding these differences is crucial for designing reliable digital systems.
aspsrilanka
Messages
22
Reaction score
0
what is level triggering in digital ccts.

I think borth level triggering and edge triggering are same.

Because in a pulse streem, edge have a level. please help me.
 

Attachments

  • trig.JPG
    trig.JPG
    13.4 KB · Views: 454
Engineering news on Phys.org


hello asprilanka-
There are two basic types of flip flops. One is edge triggered or D-type flip flop (74LS74). These depend on a minimum dV/dt to trigger efficiently. The other type is the level rtiggered, or JK flip flop (74LS73). These can trigger successfully on pulses with very slow rise and fall times, like sine waves.
[Edit] The first TTL monostable one-shot to come out was the 74121. It was a difficult chip to work with because it could not be retriggered until it reset to the stable state. The 74123, which could be retriggered at any time, then came out.
Bob S.
 
Last edited:


aspsrilanka said:
what is level triggering in digital ccts.

I think borth level triggering and edge triggering are same.

Because in a pulse streem, edge have a level. please help me.

One difference is with edge triggering, you can chose + or - edge to trigger on. With level triggering, you just choose the voltage level to trigger on.
 


berkeman said:
One difference is with edge triggering, you can chose + or - edge to trigger on. With level triggering, you just choose the voltage level to trigger on.

Why not theare are 2 edge trigger types
+ev edge triggering
-ev edge triggering
know,
 


There are devices that use rising edge triggering and devices that use falling edge triggering.
This is always stated or shown in the data sheets.

Here is a quote from the data sheet for the CD4020 and CD4040 binary counters:

The CD4020BC, CD4060BC are 14-stage ripple carry
binary counters, and the CD4040BC is a 12-stage ripple
carry binary counter. The counters are advanced one count
on the negative transition of each clock pulse. The
counters are reset to the zero state by a logical “1” at the
reset input independent of clock.

Notice that the triggering is on the falling edge of the clock pulse but RESET occurs whenever the reset pin is taken high, so it would occur on the rising edge of this pulse.
But, the reset does not have to have an actual pulse to work. You could turn the device on with the reset tied high and it would stay in reset mode until you removed the high.

There are a few devices that let you choose whether the triggering is on the rising or falling edge of the clock square wave. One such device is the 74C221, a very versatile Monostable chip.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top