Common Emitter Amplifier

  • #1

exis

22
0
Can someone please explain to me with what reasoning RL and RC are taken to be in parallel when calculating Vo for any decrease/increase in IC (DC) due to isig (ac)

Thank you
 

Attachments

  • Untitled.jpg
    Untitled.jpg
    14.7 KB · Views: 378
  • #2
In AC analysis there should be a very low impedance between ground and Vcc. Likewise Cc2 is assumed to be a short, thus RL and Rc are in parallel.
 

Suggested for: Common Emitter Amplifier

Investigating the Effects of a Common Emitter Amplifier
Replies
7
Views
625
Engineering Alternative design for a CE-CC cascade amplifier
Replies
1
Views
2K
Engineering Voltage gain for amplifier (JFET) in common gate
Replies
1
Views
535
Engineering Analyzing the switch circuitry for an HF Amplifier
Replies
20
Views
688
Voltage Gain of a common-emitter amplifier
Replies
17
Views
2K
Engineering Differential amplifier confusion (BJTs + Operational Amp)
2
Replies
59
Views
2K
Differential amplifier common mode gain
Replies
1
Views
2K
Engineering Common Mode Rejection Ratio: Instrumentation Amplifier Calculation
Replies
0
Views
719
Engineering Small Signal Input Resistance of a BJT amplifier
Replies
23
Views
2K
Engineering Open Loop Gain of Amplifier
Replies
8
Views
925

Hot Threads

Recent Insights

Back
Top