Can someone please explain to me with what reasoning RL and RC are taken to be in parallel when calculating Vo for any decrease/increase in IC (DC) due to isig (ac) Thank you