Designing an ASK Demodulator for RFID Tags

AI Thread Summary
The discussion revolves around the design and functionality of an ASK demodulator for RFID tags, focusing on the circuit's behavior and specific components. The user is confused about the role of the second NMOS in both the first and second stages, suspecting it may be acting like a latch, leading to unexpected output behavior where the output remains high even without an input signal. Feedback indicates that the second NMOS in the first stage enhances pull-down strength, while in the second stage, it biases the inverter for high gain. The user is seeking clarification on why the output does not toggle as expected and how to redesign the circuit to achieve the desired output behavior. The conversation highlights the importance of proper connections and circuit configuration for achieving the intended demodulation results.
shaikss
Messages
32
Reaction score
0
Hi,

I am designing an ASK demodulator for RFID Tags. I have attached the circuit diagram. This is the ckt from IEEE paper.
If you look at the ckt, the first stage is the inverter kind of thing. I didn't get why second NMOS is used for Stage I. Similarly, the second stage is also inverter with two NMOS. Again, the question is why second NMOS. But when I checked the output of that stage, it is acting like a latch. The last stage is buffer.

I generated ASK modulated signal and fed as input to the demodulator. I expected that whenever modulated signal is present, demod output is '1' and when no signal is present, it is '0'. To my great surprise, it is always '1'. I tried to give the input by delaying it. So, for the very first time, because of the delay, I could see a logic '0`' at the output. After the delay, there is signal and so the output is logic '1'. Afterwards, though there is no signal, I don't see logic 0 at the output. Its always high. I assumed that the second NMOS at second stage is acting like a latch. Please let me know how can I redesign it? Or Is my understanding wrong? I have attached the simulated results.
 

Attachments

  • Untitled.png
    Untitled.png
    26.5 KB · Views: 597
  • Screenshot-1.jpg
    Screenshot-1.jpg
    43.1 KB · Views: 482
Engineering news on Phys.org
Is the circuit you attached the one you built? The gates of the last inverter are floating. if you built your circuit that way it isn't going to work.

The circuit works like this:

In the first stage, the second nmos is in series with the first so it is equivalent to making the first nmos wider. Therefore it pulls down harder. I assume the inverter was drawn that way to indicate that the inverter threshold is higher than mid-scale.

In the second stage, the second nmos is a current source, presumably there to bias the second inverter into its high-gain region. (the gain of an inverter in submicron CMOS is on the order of 10). The part labeled "3" looks like it should be a very simple comparator, although like I said in the previous paragraph it isn't hooked up correction (the gates are floating in the second inverter0.

Did that help?
 
Part '3'...I have connected the drains to the gates. I believe the connection is missing in the figure. Yaa, what u said about the operation of ckt is right. But I don't understand whenever signal is there, output should be logic '1' and when no signal present, logic '0' should be at output. I don't see such behavior here. Once the ckt provides logic '1', the output stays on logic '1' though there is no signal at the input. What should be the work around on this ckt, if I want to see my expected output?

I have uploaded the circuit I have simulated and its results. I have used M2 and M11 to generate ASK modulated signal. The other part is the demodulator circuit which I have uploaded as the first post. Coming to the results, Simulation.png shows the voltage on the nets - "in", "mm_out", "sig_out" and "output". In this plot, I expected that whenever "mm_out" is high, "sig_out" should be low. But this behaviour is never happening. The final plot is Vgs and Vth of M7, M3 and M12.
 

Attachments

  • ckt.jpg
    ckt.jpg
    30.3 KB · Views: 591
  • simulation.jpg
    simulation.jpg
    41.8 KB · Views: 594
  • Screenshot-2.jpg
    Screenshot-2.jpg
    45.1 KB · Views: 524
Last edited:
Hi all I have some confusion about piezoelectrical sensors combination. If i have three acoustic piezoelectrical sensors (with same receive sensitivity in dB ref V/1uPa) placed at specific distance, these sensors receive acoustic signal from a sound source placed at far field distance (Plane Wave) and from broadside. I receive output of these sensors through individual preamplifiers, add them through hardware like summer circuit adder or in software after digitization and in this way got an...
I have recently moved into a new (rather ancient) house and had a few trips of my Residual Current breaker. I dug out my old Socket tester which tell me the three pins are correct. But then the Red warning light tells me my socket(s) fail the loop test. I never had this before but my last house had an overhead supply with no Earth from the company. The tester said "get this checked" and the man said the (high but not ridiculous) earth resistance was acceptable. I stuck a new copper earth...
Thread 'Beauty of old electrical and measuring things, etc.'
Even as a kid, I saw beauty in old devices. That made me want to understand how they worked. I had lots of old things that I keep and now reviving. Old things need to work to see the beauty. Here's what I've done so far. Two views of the gadgets shelves and my small work space: Here's a close up look at the meters, gauges and other measuring things: This is what I think of as surface-mount electrical components and wiring. The components are very old and shows how...
Back
Top