PMOS diff amp - common mode input range

AI Thread Summary
The discussion focuses on calculating the input common mode range for a PMOS differential amplifier. The user seeks equations for the maximum (Vmax) and minimum (Vmin) input signal ranges, expressing uncertainty compared to NMOS configurations. A participant asks for rail voltages and suggests moving the query to a homework forum, but the user clarifies it is for general use. The user provides NMOS equations and requests guidance on voltage drops specific to PMOS configurations. The conversation emphasizes the need for clear equations to determine the common mode input range in PMOS differential amplifiers.
BillyBobjoe
Messages
9
Reaction score
0
Hi

Can someone help me on how i can calculate the input common mode range for this pmos diff pair. I'd have an idea if it was an NMOS diff pair but am kinda uncertain of this.
I'm looking for equations for the input signal ranges of Vmax and Vmin

Thanks
 

Attachments

  • Untitled.jpg
    Untitled.jpg
    21.7 KB · Views: 752
Engineering news on Phys.org
anyone any help on this?

Thanks
 
BillyBobjoe said:
Hi

Can someone help me on how i can calculate the input common mode range for this pmos diff pair. I'd have an idea if it was an NMOS diff pair but am kinda uncertain of this.
I'm looking for equations for the input signal ranges of Vmax and Vmin

Thanks

What are your rail voltages? All that you show so far is the 50uA mirror bias...

Also, is this coursework? I should move it to the Homework Help forum if it is, and you need to show your own work in order for us to help you.
 
No its not a homework question. just for general use.
it doesn't mater what the rail voltages are i just want a general equation for the common mode input range for a pmos diff pair

if it were a nmos diff pair then the eq's would be
Vin_min = Vds(n6) + Vgs(n1)
Vin_max = Vaa + Vgs(p3) - Vds(n1) +Vgs(n1)

where n6 would be the nmos current mirror transistor, N1 - from the diff pair
p3 - pmos transistor above N1 of diff pair

so basically I'm just unsure on where the voltage drops are across for when i am using a pmos diff pair.
I would like help with these equations for the image attached in the first post.
Thanks
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top