PMOS diff amp - common mode input range

AI Thread Summary
The discussion focuses on calculating the input common mode range for a PMOS differential amplifier. The user seeks equations for the maximum (Vmax) and minimum (Vmin) input signal ranges, expressing uncertainty compared to NMOS configurations. A participant asks for rail voltages and suggests moving the query to a homework forum, but the user clarifies it is for general use. The user provides NMOS equations and requests guidance on voltage drops specific to PMOS configurations. The conversation emphasizes the need for clear equations to determine the common mode input range in PMOS differential amplifiers.
BillyBobjoe
Messages
9
Reaction score
0
Hi

Can someone help me on how i can calculate the input common mode range for this pmos diff pair. I'd have an idea if it was an NMOS diff pair but am kinda uncertain of this.
I'm looking for equations for the input signal ranges of Vmax and Vmin

Thanks
 

Attachments

  • Untitled.jpg
    Untitled.jpg
    21.7 KB · Views: 756
Engineering news on Phys.org
anyone any help on this?

Thanks
 
BillyBobjoe said:
Hi

Can someone help me on how i can calculate the input common mode range for this pmos diff pair. I'd have an idea if it was an NMOS diff pair but am kinda uncertain of this.
I'm looking for equations for the input signal ranges of Vmax and Vmin

Thanks

What are your rail voltages? All that you show so far is the 50uA mirror bias...

Also, is this coursework? I should move it to the Homework Help forum if it is, and you need to show your own work in order for us to help you.
 
No its not a homework question. just for general use.
it doesn't mater what the rail voltages are i just want a general equation for the common mode input range for a pmos diff pair

if it were a nmos diff pair then the eq's would be
Vin_min = Vds(n6) + Vgs(n1)
Vin_max = Vaa + Vgs(p3) - Vds(n1) +Vgs(n1)

where n6 would be the nmos current mirror transistor, N1 - from the diff pair
p3 - pmos transistor above N1 of diff pair

so basically I'm just unsure on where the voltage drops are across for when i am using a pmos diff pair.
I would like help with these equations for the image attached in the first post.
Thanks
 
Hey guys. I have a question related to electricity and alternating current. Say an alien fictional society developed electricity, and settled on a standard like 73V AC current at 46 Hz. How would appliances be designed, and what impact would the lower frequency and voltage have on transformers, wiring, TVs, computers, LEDs, motors, and heating, assuming the laws of physics and technology are the same as on Earth?
While I was rolling out a shielded cable, a though came to my mind - what happens to the current flow in the cable if there came a short between the wire and the shield in both ends of the cable? For simplicity, lets assume a 1-wire copper wire wrapped in an aluminum shield. The wire and the shield has the same cross section area. There are insulating material between them, and in both ends there is a short between them. My first thought, the total resistance of the cable would be reduced...
I used to be an HVAC technician. One time I had a service call in which there was no power to the thermostat. The thermostat did not have power because the fuse in the air handler was blown. The fuse in the air handler was blown because there was a low voltage short. The rubber coating on one of the thermostat wires was chewed off by a rodent. The exposed metal in the thermostat wire was touching the metal cabinet of the air handler. This was a low voltage short. This low voltage...
Back
Top