I would like to know why the threshold voltage increases for an NMOS transistor when the voltage difference between the source and the body terminals is greater than 0.
If, for example, the body terminal is connected to -1V and the source to 0V, holes from the p-substrate are attracted to this...