How can tri-state logic gates be used for shared memory busses?

  • Thread starter Thread starter likephysics
  • Start date Start date
  • Tags Tags
    Output
Join the discussion
Registration is free. Ask a follow-up in this thread, or start your own.
5 replies · 5K views
likephysics
Messages
638
Reaction score
4
How is high impedance output implemented in logic gates?
If transistors(BJTs) are used to implement a Not gate, what would be the ckt when the output is high Z?
 
Engineering news on Phys.org
Why would you want a hi-z output?
 
Why not?
Just curious to know how it is implemented at the circuit level.
 
Not quite sure what your are asking. When it comes to impedance of logic gates, most outputs are low impedance. Maybe you are thinking of three state buffers.
Three-state, or 3-state, logic gates have three states of the output: high (H), low (L) and high-impedance (Z). The high-impedance state plays no role in the logic, which remains strictly binary.
http://en.wikipedia.org/wiki/Logic_gate"
 
Last edited by a moderator:
I suppose if it is logic rather than an amplifier it is DC analysis as you are only interested in the on or off state of an output transistor except maybe dynamic analysis starts to become more significant at higher switching speeds when such as device capacitance plays a part. DC wise a high value of the collector to supply resistor will give a high Z ouput but it is not a desirable thing to have as following gates will load a hi-z output more and redcuce the 'fan out'. Maybe it will reduce power requirements in gates??
 
dlgoff said:
Not quite sure what your are asking. When it comes to impedance of logic gates, most outputs are low impedance. Maybe you are thinking of three state buffers.

http://en.wikipedia.org/wiki/Logic_gate"

I'm pretty sure that's what he's asking about -- thanks for posting the link.

Tri-state digital outputs are important for shared memory busses, for example. A microcontroller enables the outputs of ROM and RAM and Flash memory chips at different times when it wants to read from them. When not enabled to drive the data bus, these memory chips Tri-state their data outputs; The outputs are forced to high-Z by turning off both the pullup and pulldown transistors at the outputs stages.
 
Last edited by a moderator: