How to understand design layout (VLSI)

  • Thread starter Thread starter dafaq
  • Start date Start date
  • Tags Tags
    Design Vlsi
Join the discussion
Ask a follow-up here, or get your own question answered by working scientists, mathematicians and engineers — people, not an autocomplete.
Real named experts · corrections over time · the nuance an AI answer skips
64 replies · 24K views
? " However, when A and B are both high, there are two stable states, one with Y high and Y' low, and one with Y low and Y' high." ---> i see only one situation when both are 1 ! Y & Y' being 1 and 0 respectively... -_-
what am i missing.. T_T
 
Engineering news on Phys.org
dafaq said:
? " However, when A and B are both high, there are two stable states, one with Y high and Y' low, and one with Y low and Y' high." ---> i see only one situation when both are 1 ! Y & Y' being 1 and 0 respectively... -_-
what am i missing.. T_T

Isn't it completely left/right symmetric? If there is a state with Y high and Y' low, doesn't there have to be a corresponding state with Y low and Y' high?
 
:cry: but how do i find that ! for two inputs i already have used all possible 4 combination vectors.. T_T i have no clue how to find the state u r talking.. i do understand theoritically what u r saying but no clue how to get that practically... :(
 
dafaq said:
:cry: but how do i find that ! for two inputs i already have used all possible 4 combination vectors.. T_T i have no clue how to find the state u r talking.. i do understand theoritically what u r saying but no clue how to get that practically... :(

You need to force the simulator into the correct state by introducing some left/right asymmetry. Try adding a small capacitor to one of the two cross-coupled gates (the gates of the middle NMOS devices). With the capacitor on the left it should go one way, and with the capacitor on the right it should go the other way.
 
phyzguy said:
You need to force the simulator into the correct state by introducing some left/right asymmetry. Try adding a small capacitor to one of the two cross-coupled gates (the gates of the middle NMOS devices). With the capacitor on the left it should go one way, and with the capacitor on the right it should go the other way.

umm..here is what i found in my textbook..have a look.. it says dual rail domino cannot have both inputs high at the same time... check the image i attached along as pdf (just change the extension to .jpg from .pdf) and see the table... if i take that for granted then i believe the circuit is kind of like multiplexer... Y always follows A and Y' follows B... what do u say?
 

Attachments