Logic Design- Transfer Characteristics and Noise Margin

AI Thread Summary
The discussion centers on determining the optimal values for VOH, VIH, VIL, and VOL from a buffer's transfer characteristic graph to maximize noise margins. The user seeks guidance on how to analyze the provided graph, which shows key points where the transfer characteristic breaks. Understanding these values is crucial for ensuring reliable logic design in digital circuits. Participants are encouraged to provide insights or methodologies for calculating these parameters effectively. The goal is to achieve the best possible noise margins for the given buffer design.
gipc
Messages
69
Reaction score
0
Hello,
I have the following question which I'm not quite sure about.

I have the following Transfer Characteristic for a buffer.
You can see the graph breaks at the points (2,0),(3.5,4),(5,5)

http://img521.imageshack.us/img521/5052/captureen.jpg

I need to set the appropriate values of VOH, VIH, VIL and VOL to get the maximum possible Noise Margins.

How can I do it?
Thanks.
 
Last edited by a moderator:
Physics news on Phys.org
Bumpity Bump :(
 

Similar threads

What Are the Noise Margins and Voltage Levels for CMOS Gates at 20 µA?
Replies
1
Views
1K
Noise Margins & Gain Homework Help
Replies
6
Views
2K
Interpreting logic levels for level translator SN54SLC8T245-SEP
Replies
3
Views
1K
Static voltage transfer characteristics
Replies
2
Views
4K
Engineering How to Design a BJT Analog Circuit with Specific Transfer Characteristics?
Replies
3
Views
2K
MATLAB Matlab Derivative block analysis and filter design
Replies
11
Views
3K
How to design a weird but comfortable planet
Replies
10
Views
6K
Kerbal Space Program - Rocket Design Basics
Replies
2
Views
9K
Why is the U-2 nicknamed the Dragon Lady?
Replies
4
Views
8K

Hot Threads

Recent Insights

Back
Top