Logic Gates (NAND to AND Gates)

  • #1

Main Question or Discussion Point

couldnt understand why the input is ( (XY)' (XY)' ) ' , IMO , it should be ((XY)' ) ' . because the 2nd logic gates receive (XY)' input from the first logic gates , and the second logic gates act as inverter for the first logic gates.
 

Attachments

Answers and Replies

  • #2
11,489
5,023
I think they did that because the (XY)' is the input to the second gate and both inputs are tied together then they said (XY)'(XY)' and the second gates output is then ( (XY)' (XY)' ) ' which can be reduced to ( (XY)' ) ' and the double negative to simply XY so it shows that two NAND gates can be used to construct an AND gate.
 
  • #3
I think they did that because the (XY)' is the input to the second gate and both inputs are tied together then they said (XY)'(XY)' and the second gates output is then ( (XY)' (XY)' ) ' which can be reduced to ( (XY)' ) ' and the double negative to simply XY so it shows that two NAND gates can be used to construct an AND gate.
Can I say the input is ((XY)' ) ' , which is also can be reduced to XY ?
 
  • #4
11,489
5,023
Yes, I believe thats right.
 

Related Threads on Logic Gates (NAND to AND Gates)

  • Last Post
Replies
13
Views
3K
  • Last Post
Replies
10
Views
15K
  • Last Post
Replies
1
Views
1K
  • Last Post
Replies
6
Views
2K
  • Last Post
Replies
2
Views
5K
  • Last Post
Replies
4
Views
746
Replies
9
Views
1K
Replies
5
Views
9K
Replies
3
Views
1K
  • Last Post
Replies
8
Views
2K
Top