Logic Gates (NAND to AND Gates)

  • #1
couldnt understand why the input is ( (XY)' (XY)' ) ' , IMO , it should be ((XY)' ) ' . because the 2nd logic gates receive (XY)' input from the first logic gates , and the second logic gates act as inverter for the first logic gates.
 

Attachments

  • IMG_20141215_104006[1].jpg
    IMG_20141215_104006[1].jpg
    43.2 KB · Views: 441

Answers and Replies

  • #2
12,657
6,530
I think they did that because the (XY)' is the input to the second gate and both inputs are tied together then they said (XY)'(XY)' and the second gates output is then ( (XY)' (XY)' ) ' which can be reduced to ( (XY)' ) ' and the double negative to simply XY so it shows that two NAND gates can be used to construct an AND gate.
 
  • Like
Likes desmond iking
  • #3
I think they did that because the (XY)' is the input to the second gate and both inputs are tied together then they said (XY)'(XY)' and the second gates output is then ( (XY)' (XY)' ) ' which can be reduced to ( (XY)' ) ' and the double negative to simply XY so it shows that two NAND gates can be used to construct an AND gate.
Can I say the input is ((XY)' ) ' , which is also can be reduced to XY ?
 
  • #4
12,657
6,530
Yes, I believe thats right.
 
  • Like
Likes desmond iking

Related Threads on Logic Gates (NAND to AND Gates)

  • Last Post
Replies
13
Views
3K
  • Last Post
Replies
10
Views
16K
  • Last Post
Replies
1
Views
1K
  • Last Post
Replies
2
Views
5K
  • Last Post
Replies
6
Views
3K
Replies
9
Views
2K
  • Last Post
Replies
4
Views
857
Replies
3
Views
1K
  • Last Post
Replies
8
Views
2K
Top