N-P-N Transistor in Saturation Mode

  • #1
I don't understand the condition of saturation in an npn transistor (common emitter config). My textbook says that the collector-emitter voltage reduces to near zero upon increasing input voltage. Also, Wikipedia says that both BE and CE junctions 'become' forward biased. Can anyone please explain that? Thanks.
 

Answers and Replies

  • #2
analogdesign
Science Advisor
1,140
354
If you have a common-emitter amplifier set up, then you typically have the BE junction forward biased and the BC junction reverse biased (I think that's what you meant to write). Now, imagine the collector voltage goes to close to zero (maybe you have too big a resistor in the collector). Now, the BC junction has a diode drop across it as well. KVL around the loop shows Vce must be zero. That is saturation.
 

Related Threads on N-P-N Transistor in Saturation Mode

  • Last Post
Replies
6
Views
2K
  • Last Post
Replies
8
Views
5K
Replies
1
Views
5K
  • Last Post
Replies
1
Views
1K
  • Last Post
Replies
2
Views
9K
Replies
1
Views
3K
Replies
1
Views
2K
  • Last Post
Replies
1
Views
6K
  • Last Post
Replies
7
Views
17K
Top