# N-P-N Transistor in Saturation Mode

I don't understand the condition of saturation in an npn transistor (common emitter config). My textbook says that the collector-emitter voltage reduces to near zero upon increasing input voltage. Also, Wikipedia says that both BE and CE junctions 'become' forward biased. Can anyone please explain that? Thanks.

analogdesign